Regviz

Silicon Labs /EFR32MG24A020F1536IM40 /RAC_NS /DIGCLKRETIMESTATUS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DIGCLKRETIMESTATUS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C112F352GM32/RAC_S/DIGCLKRETIMESTATUS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (use_raw_clk)DIGCLKRETIMECLKSEL 0 (lo)DIGCLKRETIMERESETNLO

DIGCLKRETIMECLKSEL=use_raw_clk, DIGCLKRETIMERESETNLO=lo

Description

No Description

Fields

DIGCLKRETIMECLKSEL

DIGCLKRETIMECLKSEL

0 (use_raw_clk): undefined

1 (use_retimed_clk): undefined
DIGCLKRETIMERESETNLO

DIGCLKRETIMERESETNLO

0 (lo): undefined

1 (hi): undefined

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data